







2N4117/A, 2N4118/A, 2N4119/A N-Channel JFET

Features

- InterFET N0001H Geometry
- · Low Leakage: 0.25 pA Typical
- · Low Input Capacitance: 2.0 pF Typical
- · High Input Impedance
- RoHS Compliant
- SMT, TH, and Bare Die Package options.


Applications

- · Low Leakage Input Buffer
- · High Frequency Amplifier/Buffer
- Ultrahigh Impedance Pre-Amplifier
- · Voltage Controlled Resistor
- · Current Limiters and Regulators

Description


The -50V InterFET 2N4117/A, 2N4118/A, and 2N4119/A JFET's are targeted for ultra high input impedance applications for mid to high frequency designs. Gate leakages are typically 1pA at room temperatures. The 2N4117 has a cutoff voltage of less than 1.8V ideal for low-level power supplies. The TO-72 package is hermetically sealed and suitable for military applications.

TO-72 Bottom View






SOT23 Top View





TO-92 Bottom View





Product Summary

	ace summary					
Parameters		2N4117/A Min	2N4118/A Min	2N4119/A Min	Unit	
BV _{GSS}	Gate to Source Breakdown Voltage	-40	-40	-40	V	
I _{DSS}	Drain to Source Saturation Current	0.03	0.08	0.2	mA	
$V_{GS(off)}$	Gate to Source Cutoff Voltage	-0.6	-1	-2	V	
GFS	Forward Transconductance	70	80	100	μS	

Ordering Information Custom Part and Binning Options Available

Part Number	Description	Case	Packaging
2N4117; 2N4118; 2N4119			
2N4117A; 2N4118A; 2N4119A	Through-Hole	TO-72	Bulk
PN4117; PN4118; PN4119			
PN4117A; PN4118A; PN4119A	Through-Hole	TO-92	Bulk
SMP4117; SMP4118; SMP4119			
SMP4117A; SMP4118A; SMP4119A	Surface Mount	SOT23	Bulk
SMP4117TR; SMP4118TR; SMP4119TR	7" Tape and Reel: Max 3,000 Pieces		Minimum 1,000 Pieces
SMP4117ATR; SMP4118ATR; SMP4119ATR	13" Tape and Reel: Max 9,000 Pieces	SOT23	Tape and Reel
	Chip Orientated Tray		
2N4117COT; 2N4118COT; 2N4119COT	(COT Waffle Pack)	COT	400/Waffle Pack
	Chip Face-up Tray		
2N4117CFT; 2N4118CFT; 2N4119CFT	(CFT Waffle Pack)	CFT	400/Waffle Pack



Disclaimer: It is the Buyers responsibility for designing, validating and testing the end application under all field use cases and extreme use conditions. Guaranteeing the application meets required standards, regulatory compliance, and all safety and security requirements is the responsibility of the Buyer. These resources are subject to change without notice.









Electrical Characteristics

Maximum Ratings (@ T_A = 25°C, Unless otherwise specified)

	Parameters	Value	Unit
V_{RGS}	Reverse Gate Source and Gate Drain Voltage	-40	V
I _{FG}	Continuous Forward Gate Current	50	mA
PD	Continuous Device Power Dissipation	300	mW
Р	Power Derating	2	mW/°C
Τı	Operating Junction Temperature	-55 to 125	°C
T _{STG}	Storage Temperature	-65 to 150	°C

Static Characteristics (@ TA = 25°C, Unless otherwise specified, Highlighted values = A variant)

			2N4117/A		2N4118/A		2N4119/A		
	Parameters	Conditions	Min	Max	Min	Max	Min	Max	Unit
V _{(BR)GSS}	Gate to Source Breakdown Voltage	$I_G = -1\mu A$, $V_{DS} = 0V$	-40		-40		-40		V
1	Gate to Source	V _{GS} = -20V, V _{DS} = 0V		-10		-10		-10	pА
IGSS	Reverse Current			-1		-1		-1	рА
V _{GS(OFF)}	Gate to Source Cutoff Voltage	$V_{DS} = 10V$, $I_D = 1nA$	-0.6	-1.8	-1	-3	-2	-6	V
I _{DSS}	Drain to Source	$V_{DS} = 10V, V_{GS} = 0V$	0.03	0.09	0.08	0.24	0.2	0.6	mA
	Saturation Current	(Pulsed)	0.015	0.09	0.08	0.24	0.2	0.6	mA

Dynamic Characteristics (@ TA = 25°C, Unless otherwise specified)

			2N4117/A		2N4118/A		2N4119/A		
	Parameters	Conditions	Min	Max	Min	Max	Min	Max	Unit
G _{FS}	Forward Transconductance	$V_{DS} = 10V$, $V_{GS} = 0V$, $f = 1kHz$	70	210	80	250	100	330	μS
Gos	Output Conductance	$V_{DS} = 10V$, $V_{GS} = 0V$, $f = 1kHz$		3		5		10	μS
Ciss	Input Capacitance	$V_{DS} = 10V$, $V_{GS} = 0V$, $f = 1MHz$		3		3		3	pF
C _{rss}	Reverse Transfer Capacitance	$V_{DS} = 10V$, $V_{GS} = 0V$, $f = 1MHz$		1.5		1.5		1.5	pF














Typical 2N4117, 2N4118, 2N4119 Characteristics


























Typical 2N4117, 2N4118, 2N4119 Characteristics (Continued)



















SOT23 (TO-236AB) Mechanical and Layout Data


Package Outline Data





- 0.15 0.09 0.27 0.13 0.27 0.13
- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.12 grams
- 3. Molded plastic case UL 94V-0 rated
- For Tape and Reel specifications refer to InterFET CTC-021 Tape and Reel Specification, Document number: IF39002
- Bulk product is shipped in standard ESD shipping material
- 6. Refer to JEDEC standards for additional information.

Suggested Pad Layout



- 1. All linear dimensions are in millimeters.
- The suggested land pattern dimensions have been provided for reference only. A more robust pattern may be desired for wave soldering.











TO-72 Mechanical and Layout Data

Package Outline Data



- 1. All linear dimensions are in millimeters.
- Four leaded device. Not all leads are shown in drawing views.
- 3. Package weight approximately 0.31 grams
- Bulk product is shipped in standard ESD shipping material
- 5. Refer to JEDEC standards for additional information.

Suggested Through-Hole Layout



- 1. All linear dimensions are in millimeters.
- The suggested land pattern dimensions have been provided as a straight lead reference only. A more robust pattern may be desired for wave soldering and/or bent lead configurations.












TO-92 Mechanical and Layout Data

Package Outline Data








- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.19 grams
- 3. Molded plastic case UL 94V-0 rated
- Bulk product is shipped in standard ESD shipping material
- 5. Refer to JEDEC standards for additional information.

Suggested Through-Hole Layout



- 1. All linear dimensions are in millimeters.
- The suggested land pattern dimensions have been provided as a straight lead reference only. A more robust pattern may be desired for wave soldering and/or bent lead configurations.