



# J506, J507, J508 Current Regulator Diode

### Features

- InterFET <u>N0016H Geometry</u>
- Low Noise: 5 nV/VHz Typical
- Low Capacitance: 2pF Typical
- RoHS Compliant
- SMT, TH, and Bare Die Package options.

### **Applications**

- Current Regulation
- Current Limiting

### Description

The 50V InterFET J506, J507, and J508 JFET's are targeted for current regulation and limiting applications. The SOT23 package is pinned out as a standard JFET and is required by the user to connect the Gate to the Source or Drain.



#### **TO-92 Bottom View**



#### **Product Summary**

Parameters		J506 Min	J507 Min	J508 Min	Unit
VOP	Peak Operating Voltage	50	50	50	V
I <sub>F1</sub>	Forward Current	1.12	1.44	1.9	mA
VL	Limiting Voltage	1.8 (typ)	2.0 (typ)	2.2 (typ)	V

### Ordering Information Custom Part and Binning Options Available

Part Number	Description	Case	Packaging		
J506; J507; J508	Through-Hole	TO-92-2L	Bulk		
SMPJ506; SMPJ507; SMPJ508 Surface Mount		SOT23	Bulk		
	7" Tape and Reel: Max 3,000 Pieces		Minimum 1,000 Pieces		
SMPJ506TR; SMPJ507TR; SMPJ508TR	13" Tape and Reel: Max 9,000 Pieces	SOT23	Tape and Reel		
J506COT; J507COT; J508COT	Chip Orientated Tray (COT Waffle Pack)	СОТ	400/Waffle Pack		
J506CFT; J507CFT; J508CFT	Chip Face-up Tray (CFT Waffle Pack)	CFT	400/Waffle Pack		



**Disclaimer:** It is the Buyers responsibility for designing, validating and testing the end application under all field use cases and extreme use conditions. Guaranteeing the application meets required standards, regulatory compliance, and all safety and security requirements is the responsibility of the Buyer. These resources are subject to change without notice.







# **Electrical Characteristics**

### Maximum Ratings (@ T<sub>A</sub> = 25°C, Unless otherwise specified)

	Parameters	Value	Unit
VOP	Peak Operating Voltage	50	V
I <sub>FG</sub>	Continuous Forward Gate Current	20	mA
PD	Continuous Device Power Dissipation	360	mW
Р	Power Derating	3.27	mW/°C
Τı	Operating Junction Temperature	-55 to 135	°C
T <sub>STG</sub>	Storage Temperature	-55 to 135	°C

# Static Characteristics (@ TA = 25°C, Unless otherwise specified)

			J506			J507			J508			
	Parameters	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
I <sub>F1</sub>	Forward Current	V <sub>F</sub> = 25V	1.12	1.4	1.68	1.44	1.8	2.16	1.9	2.4	2.9	mA
VL	Limiting Voltage	IF = 0.9 IF(MIN)		1.8	2.5		2.0	2.8		2.2	3.1	V
V <sub>OP</sub>	Peak Operating Voltage	$I_F = 1.1 I_{F(MAX)}$	50			50			50			V

# **Dynamic Characteristics** (@ TA = 25°C, Unless otherwise specified)

			J506			J507			J508			
	Parameters	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Z <sub>fi</sub>	Dynamic Impedance	V <sub>F</sub> = 25V, f = 1kHz	0.33	1.4		0.2	1.0		0.2	0.7		MΩ
CF	Anode-Cathode Capacitance	V <sub>F</sub> = 25V, f = 1kHz		2			2			2		pF



Technical

Support

Order

Now

# SOT23 (TO-236AB) Mechanical and Layout Data

### **Package Outline Data**





## Suggested Pad Layout





- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.12 grams
- 3. Molded plastic case UL 94V-0 rated
- For Tape and Reel specifications refer to InterFET CTC-021 Tape and Reel Specification, Document number: IF39002
- 5. Bulk product is shipped in standard ESD shipping material
- 6. Refer to JEDEC standards for additional information.

- 1. All linear dimensions are in millimeters.
- 2. The suggested land pattern dimensions have been provided for reference only. A more robust pattern may be desired for wave soldering.





Technical

Support

# **TO-92-2L Mechanical and Layout Data**

# Package Outline Data





# Suggested Through-Hole Layout





- 1. All linear dimensions are in millimeters.
- 2. Package weight approximately 0.19 grams
- 3. Molded plastic case UL 94V-0 rated
- 4. Bulk product is shipped in standard ESD shipping material
- 5. Refer to JEDEC standards for additional information.

- 1. All linear dimensions are in millimeters.
- 2. The suggested land pattern dimensions have been provided as a straight lead reference only. A more robust pattern may be desired for wave soldering and/or bent lead configurations.